Q. The logic gate realised from the circuit as shown in figure is $(P$ and $Q$ are inputs and $Z$ is output $)$

1635 247 Report Error

A

AND Gate

32%

B

OR Gate

32%

C

NAND Gate

32%

D

NOR Gate

5%

Solution:

$Y = \overline{P \cdot Q}$